FASTBUS is a new laboratory standard data bus intended for use in experimental data acquisition and control. The development of FASTBUS began with a feasibility study in 1976 and is presently at the development prototyping stage. The principal aims of the standard are to provide a factor of ten or more improvement in speed of data transfers over present systems, as well as to provide an architecture for systems containing multiple processors. Developmental prototypes now in progress include crates, backplanes, cooling devices, power supplies, test and diagnostic modules, and user modules. A sizeable software development effort is also underway. Several experiments have made commitments to use FASTBUS. A review of current work and potential applications is given.
Introduction
The year 1976 marked the beginning of an interlaboratory collaboration among high energy physics laboratories to develop a next generation high speed standard data bus. The primary motivation was to prepare for large, future systems where multiple, parallel processors would become commonplace. Since an appraisal of existing systems, including experience with new multiprocessing systems, indicated that the current broadly used standard (CAMAC) had certain architectural restrictions which would become increasingly difficult to circumvent, it was therefore decided to launch a new design. The early history and developments have been reviewed at previous Symposia (Refs. 1, 2, 3) and the goal of this paper is to provide an update.
The FASTBUS development work is being conducted by somewhat lossely coupled groups from several major laboratories and universities, chiefly Fermilab, SLAC, Brookhaven, LASL, LBL, and University of Illinois. There are in addition many collaborators involved from other laboratories and universities, including several European labs, chiefly CERN. The various contributions of some of these labs will be mentioned in the body of this report, although the individual contributions are far too numerous to list. Suffice to say that FASTBUS continues to rely on a combination of formally supported projects and informal contributions from many interested designers and potential users.
Design Goals
The general design goals have been outlined in the previous references and will be only briefly reviewed here. The major design goal is increased speed, or bandwidth. A second major goal is a multiprocessor architecture. A third main goal is flexibility. The main goals, and a host of secondary goals, are being pursued within the overall constraint of achieving a practical, cost-effective system. Some particular implications of the goals and practical constraints will be noted in the further discussion. The basics of FASTBUS can be illustrated with the aid of Fig. 1 .
Here is illustrated a system with two crates with backplanes, called segments, or master and, typically, multiple slaves. Such single crate systems are common in CAMAC as well as other implementations. However, consider the system shown, where each segment can have one or more masters, and each master may be required to read from or write to a master or a slave on the other segment. This is a basic illustration of a generalized multiprocessor system, in which masters may communicate with different parts of the system on demand, within a preassigned priority structure.
In Fig. 1 , all masters, including the host processor, are given a priority. If master MI wishes to communicate with slave S12, it first must request (arbitrate for) use of its local segment. Each segment contains arbitration logic which interprets the pending requests and assigns (grants) the bus to the highest priority master. Having achieved mastership of segment 1, MI must now request via the segment interconnect (SI) mastership of segment 2. To do this, the SI temporarily masquerades as processor MI, accepting its request on one side (its "near side") and translating it into a request for mastership on the other segment (its "far side"). In this case, the SI itself may be assigned a priority vector (local vector) which it passes to segment 2 (and thus would represent all devices on segment 1 with the same priority) and arbitrates for segment 2. In this event, Ml is put into a wait state while the arbitration takes place. If successful, Ml is given mastership also of segment 2, and can then proceed to address S12 in a normal manner, and eventually complete the transaction.
It should be noted that a variation of the priority arbitration as outlined is possible, namely that a sufficiently high priority master could be assigned a system priority vector, which the SI would pass, which would preempt all other vectors competing for segment 2 with the exception of a higher priority system vector. In this event MI would in all probability achieve mastership of segment 2 as soon as any current local transaction is completed.
In any event, this generalized mechanism for intersegment communication is essential to the system, and it is the design of this mechanism together with the attendant control and address logic, and system software, 0018-9499/81/0200-0322$00.75© 1981 IEEE on which the FASTBUS development group has concentrated most of its energies. Obviously, in a large system the picture of Fig. 1 becomes more complex in terms of the members of autonomous segments which can co-exist, as well as system management of the data paths. Although in practical high energy physics systems, for various reasons, these problems often reduce to simple sub-sets, it is nonetheless necessary at this stage of the FASTBUS development not only to analyze the more general problem but also to provide a demonstration proof in the form of a working multi-segment prototype illustrating a reasonably full set of the potential FASTBUS protocols.
A more general system topology is given in Fig. 2 . Fig. 2 . Generalized Topology.
Here, each segment and SI is given an appropriate label, the SI's shown being full duplex (bidirectional) SI's.
In the case shown, there are multiple paths to some segments, which means that some rules must be adopted to eliminate message conflicts due to the multiple physical paths. The general solution is to control message paths by means of a route map stored at each port of each SI, and by prior specification of preferred routes in the system data base. Such a route map is simply a range of addresses allowed to pass by that particular port, which in principle can be programmed via a RAM address or via a more restrictive method such as switches or hard-wire patches. If dynamic reconfiguration is desired, a RAM is needed. During system initialization, each segment is assigned a unique range of logical addresses, consistent with the address range requirements of the devices to be placed on each segment. Then segment ranges are calculated and route maps generated, and preferred routes established to eliminate potential conflicts due to multiple paths. Further comments on this procedure will be discussed in a companion paper at this confer-
The remainder of this paper constitutes a progress report on the development of various aspects of the FASTBUS standard.
General Developments

FASTBUS Specification
The most important single task in 1980 has been the development of a complete specification for the standard In July, 1980, after many arduous sessions, an interim 175 page specification was issued, followed in October, 1980 by an edited version with minor technical modifications1. Most of the actual writing was performed by Fig. 8 . This hardware is also available commercially10. 
Prototype Demonstration System Status and Results
The following is a brief surmmagry of the prototype demonstration system and test results.
Crate Backplane
Transmission tests have been performed on a stakedpin backplane which has every position loaded 4 lines at a time, as well as with a partially loaded backplane. In these tests, terminations at each end of 1000 to -2V were used. Some of the results are summarized in Figs (2) To demonstrate both hardware and software capable of supporting a multi-segment, multi-processing system. A secondary but equally important goal of the prototype effort is to demonstrate the applicability of FASTBUS to actual physics data acquisition systems and sub-systems.
The initial configuration chosen for the test system (Test Phase I) is shown in Fig. 9 . The objective of this system is to allow programming of sequences into test modules which will run at or near maximum speed. The required modules are a master (Sequencer), slave (Memory), load modules ("Dummy's"), an interface to a computer (PI), and a diagnostic module (Snoop). The second configuration (Test Phase 2) is the same as already shown in Fig. 1 , where the segment interconnect is used between crate segments. Note
Fast Memory Module
The memory module is configured as a 32 bit by 256 word data memory using the fastest available ECL memories (Fujitsu MB7071H). The module allows all FB slave functions, such as random read-write, block transfer, extended addressing, broadcast, parity generation, etc. The prototype wire-wrap module is operational and has been tested both with a manual tester; tests are being set up using a programmed I/O channel (LSI-11 via CAMAC) over the FASTBUS. Slow-speed tests will be performed with a partially and fully loaded backplane.
Maximum speed tests will be made upon completion of the Fast Sequencer.
Dummy Module
The Dummy Modules serve both as bus loads, simulating a Sparse Data Scan module, as well as maximum power and heat loads as described above. The modules contain a simple interface and front-end read/write register. Twenty-six of the units have been fully tested and are being used in a test setup.
I/O Register to FB Interface
The so-called "simple" interface, initially designed and constructed in wire-wrap at LASL, has been extended and the new version is being constructed on a 4-layer printed board. Using its silo, it can store up to 256 words of the most recent activity on all bus data and control lines. The Snoop contains basic master logic to execute simple FB commands, as well as a microprocessor (M68000) together with communication ports for the FB Serial Diagnostic bus.
The Snoop has been completely designed with the exception of some final details of the pP section.
Because of its high density and performance, the high speed front-end has been designed immediately onto a 4-layer pc board. Anticipated completion of fabrication of the first unit is December, 1980.
Segment Interconnect (SI)
The primary design goals of the SI are to achieve a fully programmable, full capability unit containing both master and slave logic, programmable address registers and route-map RAM, etc., in order to demonstrate the most powerful architectural configuration and operational features of FASTBUS. Once demonstrated, this SI will serve as a general purpose tool for multisegment, multiprocessing systems; however, simpler implementations (e.g., simpler or more restrictive address range setting schemes) can be visualized for less general systems.
A secondary design goal is to package the SI on a single-width FASTBUS module. The interconnecting cable is designed as a standard cable segment (single-ended, and therefore restricted in length); this will allow easy extension to tests of several segments.
The SI logical design is essentially complete and initial layout of a 4-layer pc has begun. Anticipated completion of fabrication of the first unit is late January, 1981. After debugging, two SI's will be built and tested as part of an intersegment link involving at least two independent masters (sequencers) capable of operation at or near maximum FASTBUS speeds. (See Fig. 1 Most of the modules are constructed using wirewrap technology, but several are pc, including one designed by a commercial supplierll. All are conduction cooled. The system has taken data in an on-lineexperiment and is being expanded for further experiments. Performance has been to specifications; details are provided in the references.
It should be noted that the design of this equipment started before the FB protocol was completely finalized and the protocol used is somewhat different from the current standard. However, the major significance of the development is that the basic bus architecture, speed, multiple master operation, and a number of the protocol features have been demonstrated in a single segment system. Moreover, a variety of practical, experimental data handling modules have been constructed in FASTBUS format and the modular hardware and architecture appear to be well adapted to the high density, high-speed circuitry typical of the newest generation of high energy physics experiments.
Other Significant Developments A number of other developments are noteworthy. These are briefly summarized as follows:
Unibus-Processor Interf ace (UPI)
It has been obvious from the beginning of the FASTBUS development that the most important processor interface required is for the DEC Unibus. A major project at FNAL is the hardware and software design of a powerful Unibus Interface. This device is the subject of another companion paper at this conference (Ref. 9) . Briefly, the interface consists of four sections: A Unibus-FB window, a FB-Unibus window, a programmable interface including a fast list processor, and an interrupt handler. A complete specification12 for this unit has been written and detailed hardware and software design is under way. The goal is to construct a first prototype by the end of March, 1981. Operational tests using the aforementioned demonstration hardware and software will commence shortly thereafter.
Q-Bus Interface
An interface for the DEC Q-Bus has been designed and is being used for system development at FNAL. This is part of a large detector13 development program which will encompass many front-end modules and very fast, distributed preprocessors. This program is in the feasibility study and preliminary design phase.
Drift Chamber Digitzer System BNL14 is developing several FASTBUS modules for readout of high density, high resolution drift chamber systems utilizing a custom IC high speed shift-register front end. The FASTBUS system will provide control, data gathering, and preprocessing capabilities. Several prototype modules are in checkout. The basic chassis contains a front panel main breaker, ac power indicator, and readout DVM. The rear panel contains the power output studs and two connectors, one for control (e.g., inhibit, margining) and remote monitoring; the other for sense lead outputs. Both units normally operate on 220 VAC.
(d) A development at FNAL17 is aimed at a modular card power supply system for single (Type A) crate operation. The objective is to combine the supply with the Type A crate and air handler in a compact, selfcontained package. Again, a variety of power module cards will allow tailoring of the supply to the intended application, in a similar manner to (b) and (c) above. Power module cards are in the prototype stage. The current program is to determine the feasibility of making the system available from a commercial supplier.
FASTBUS Master Controllers
A project which is in a preliminary design phase is a general purpose master controller using one of the new 16 bit processor chips. The M68000 is the current favorite candidate primarily because of architectural and software considerations; however, other devices are also under consideration.
The more specialized subject of high speed bitslice processors in FASTBUS has also been discussed but no firm decisions have been made. BNL18 is committed to such a development project in the form of a preprocessor to be used as a programmable filter for physics data pattern recognition. Their goal is to produce a unit with 1/5 to 1/10 the throughput of a 7600 for prefiltering applications.
Another project under discussion is that of a special FB processor, using ECL-LSI, and FORTH as an operating system language. A feasibility study, and discussion with a potential commercial supplier, are under way.
Custom FASTBUS Protocol Chips
Discussions have been held with the vendor concerning a preliminary design of the FB interface using Motorola Gate Array chips. A chip set of 2-3 types would reduce the total interface to about one-quarter of the current chip count. The ECL drivers and receivers, for example, could be packaged as 8 From the previous description, it is obvious that some vendor support for a number of items has already been developed. However, much more needs to be done before FASTBUS can be widely used.
Over the next year it is estimated that a major effort will be made to persuade manufacturers to evaluate some of the basic FASTBUS hardware.
Obviously, major production cannot proceed until the specification is finalized (i.e., about one year from now).
A number of prototype modules now under development are likely candidates for early vendor support. It is proposed to write specifications and place purchase orders in order to expedite this process. Obviously, the specification must remain firm, essentially as presently written, or with very minor modifications, in order to initiate this type of activity.
Manufacturers are being encouraged to evaluate their current CAMAC product lines as candidates for FASTBUS. If distributed processing continues its current trend, the high performance of FASTBUS will make it an attractive standard for all types of physics data acquisition modules. In many cases, it should also be very attractive for modules involved in control applications, especially where these coincide with experimental needs.
Projected FASTBUS Costs
Costs must be somewhat speculative at this time because accurate comparisons are difficult due to the developmental state of the system. In the final analysis, it is the competitive manufacturing community which will establish the "real" costs of system components or sub-systems; and the laboratory systems engineers who will determine total system costs by a 18 E. Platner, Private Communication. The above assumes full utilization of available board space, and also provides a crude measure of the cost of not utilizing the full board. High density packaging is clearly called for.
Conclusion
The total FASTBUS program has made significant strides in the past year. The specification is close to finalization. Prototype efforts so far indicate that the basic designs are meeting all major goals, and that FASTBUS will provide the adaptability, functionality,
